Introduction
The Wire-Imaging Synchrotron Radiation Detector (WISRD) Readout system provides a novel measurement of the Stanford Linear Collider (SLC) at the Stanford Linear Accelerator Center beam energies on a pulse-by-pulse basis by measuring distributions of synchrotron radiation in the ExtractionLine Spectrometers (ELS). 1 The electron and positron beams leaving the Interaction Point (IP) are steered into ELS beam lines where each beam generates a pattern of synchrotron radiation. (See Figure 1. ) Each pattern includes an initial and a final stripe~ Each stripe falls on an array of 96 copper wires on 100 J.Lm centers, each 75 J.Lm diameter and 2 em long. Two such arrays comprise one WISRD. The nominal distance between synchrotron stripes is 27 em and is inversely proportional to the beam energy. The synchrotron radiation ejects charge from the wires. The total charge ejected from the wire array by each stripe is approximately 180 fC distributed over a few wires for 10 10 electrons or positrons in an ideal primary beam of zero emittance, width and dispersion. 2 (See Figure 2. ) Measurement of the mass of the Z 0 by the Mark II Detector 3 at SLC requires measurement of the beam energies. Compared_ to the energy measurement available from the Phosphor Screen Monitors in the ELS, this new technique offers improved resolution, due to its i~proved acceptance for high energy synchrotron light with lower production angle. The distributions are also of interest to accelerator diagnostics.
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Environment
Each WISRD detector is about 600 feet downstream from the IP on opposite sides. They are within a few feet of their respective beam dumps and within inches of the beam pipes which deliver beams to the IP. Access is prohibited during operation and extremely limited by the accelerator schedule in any case. The radiation environment is harsh. Any cabling to the detector must run near the beamline. Therefore, preamplification,. shaping and digitization are performed near the detector by several Data Acquisition (DAQ) modules. The major design considerations for these modules were resolution, reliability in a high radiation and electronic background environment, speed and space constraints, and ease of repair given its remote location. The resulting design achieves good modularity and packing density by putting 24 channels of readout and digitization per module. The digitized data are sent to CAMAC-based memory located near the counting house of the Mark II detec~or.
Front End Electronics
The WISRD readout system comprises an RF cabinet next to each WISRD detector connected by a 25-pair cable to a CAMAC-based control and readout crate in a CAMAC branch of the Mark II Detector readout system. Each RF cabinet is stainless steel with continuous Cu-Be leaf spring shielding gaskets in all openings (Equipto Electronics Corporation R3 type EMI/RFI cabinet) and contains a Eurocard crate, a power supply chassis, fans, EMI filters on the i15 VAC power, EMI filters on the DC voltages (+5V, ±15V, ±9~) and common-mode suppression on all signals between the'RF cabinet, the CAMAC crate and the detector. The Eurocard crate contains modules described below. The shaping amplifier output peaks at 5 ps in response to a step-function input. The equivalent noise charge evaluated at the output of the shaping amplifiers is about 1 fC. These outputs couple to the CDU and the weighted sums.
On each beam pulse, the CDU takes two ~u~mtial samples per channel. Samples stored in the CDU are read out serially. The output of the CDU is a differential current which is coupled through a differential-current to voltage converter to the ADC. The nonlinearity of the CDU is five percent; as referenced to a line through endpoints of the transfer function over a dynamic range of 300 fC. 2 
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Fig. 3. The Front End Electronics is located iu an RF enclosure near each of two detectors, and communicates with electronics in a single CAMAC crate located near the Mark II Detector, 600 feet away.
The serial data stream from the ADC is processed by the sequencer which forms a message consisting of a leading one bit, 12 data bits, and a trailing parity bit. These bits are then Manchester encoded for transmission. This sequencer also generates the control timing for the CDU readout and ADC conversion.
The summing circuitry generates its two weighted sums, a a.pd b, as follows: Given a charge distribution across the subarray of wires associated with a DAQ module, q1,q2, ... The Eurocard crate is connected to the CAMAC-based control and readout using the Calibration/Communication module (in the Eurocard crate). The Cai/Comm module receives calibration and control signals and buffers them onto the backplane of the Eurocard crate. It converts the TTL-level messages from the DAQs into low-impedance differential signals for transmission back to the CAMAC readout electronics and provides a local clock for the DAQ module sequencers.
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CAMAC Readout Electronics
The CAMAC crate contains one Timing Generator module, two Cable I/0 modules and eight Two-Channel Each Cable I/0 module interfaces its long cable to associated FIFO modules via front panel LEMO connections and to the Timing Generator via an Auxiliary Timing Bus (ATB) on the CAMAC P2 connector. In response to timing signals, the Cable 1/0 module sends command and control signals to its Cal/Comm module. It also provides a calibration voltage. In addition, it can substitute test data blocks loaded from CAMAC for the data from the DAQ modules for diagnostic purposes.
The Two-Channel FIFO module decodes incoming messages and detects errors. In response to control signals on the ATB, the data of each decoded message are written into a FIFO memory 16 bits wide by 64 words deep. The data is stored in the lower 12 bits with any errors identified in the most significant four bits.
The Timing Generator module accepts a data record written from CAMAC describing a pulse train 16 bits wide and, in response to a beam-crossing signal, asserts the pulse train on the ATB. The data record consists of up to 1024 pairs of 16-bit words. Of the pair, one word contains the data to be asserted and the other word contains a counter value which triggers the output of the next pair. A localS MHz clock drives the counter.
Results
The time between the beam crossing and completion of data acquisition into CAMAC is 1.1 ms providing beam pulse energy measurements at the maximum accelerator repetition rate of 180Hz for every event logged by the Mark II Detector. Digital message transmission has been exercised, with no message errors in' more than 5 x 10 6 messages. We have used the composite sum signals to verify a Monte Carlo model of charge yield of one WISRD detector in the beamline. Beam pick-up and other external electronic backgrounds were undetectable.
Conclusion
The Wire-Imaging Synchrotron Radiation Detector Readout system provides a novel high-resolution, pulse-by-pulse measurement of the Stanford Linear Collider (SLC) beam energies by measuring distributions of synchrotron radiation in the Extraction-Line Spectrometers. Full digital implementation of the system is in progress and is expected for the resumption of SLC operation in February 1989.
